

Course Code	TKEE163123											
Course Name	Digital Systems Design											
Course Instructors	Addin Suwastono; Risanuri Hidayat											
Course Type	Selected Elective											
Course Classification	Engineering Topics											
Credit / Contact Hour per Week	3 / 150 minutes per Week											
Course Description	The Digital Systems Design Course introduces the concepts and methods of designing simple sequential digital systems to complex sequential digital systems such as processor class. The Finite State Machine approach is applied in the design of simple sequential digital systems, while the algorithmic approach is applied in the design of complex digital sequential systems on the Register Transfer Level. Hardware description language (HDL) as a tool in the design of modern digital systems, will be introduced and used in this course.											
Prerequisites Courses	Digital Technique											
Covered Student Outcome	Development of Engineering Solution (b) Engineering Design (c)											
Learning Outcome	<ol style="list-style-type: none"> Students are able to design a simple sequential digital system using the Finite State Machine (FSM) approach. <ol style="list-style-type: none"> represents the behavior of a simple sequential system using state diagrams, ASM charts, and FSM state transition tables, and optimizing them. design and analyze simple sequential digital systems. Students are able to design complex digital sequential system with algorithmic approach at Register Transfer Level (RTL) level. <ol style="list-style-type: none"> write computational algorithms using RTL notation. map the computational algorithm to the datapath-controller structure. Students are able to design and implement multiple digital circuits on FPGA, using Verilog HDL to describe the design. 											
Topic	<ol style="list-style-type: none"> Introduction Approach Finite State Machine (FSM) Algorithmic Approach Introduction to Verilog HDL and Implementation on FPGA Designing Microprocessors 											
Direct Assessment	<table border="1"> <thead> <tr> <th>Direct Assessment Plan</th> <th>Measured Learning Outcome</th> </tr> </thead> <tbody> <tr> <td>Assignments</td> <td>LO1,LO2</td> </tr> <tr> <td>Mid Exam</td> <td>LO1,LO2</td> </tr> <tr> <td>Final Exam</td> <td>LO2,LO3</td> </tr> <tr> <td></td> <td></td> </tr> </tbody> </table>		Direct Assessment Plan	Measured Learning Outcome	Assignments	LO1,LO2	Mid Exam	LO1,LO2	Final Exam	LO2,LO3		
Direct Assessment Plan	Measured Learning Outcome											
Assignments	LO1,LO2											
Mid Exam	LO1,LO2											
Final Exam	LO2,LO3											
Indirect Assessment	Questionnaire (EDOM)											
References	<p>[1] Fundamentals of Digital Logic, with Verilog Design, Stephen Brown, Zvoko Vranesic, Mc Graw Hill 3rd Edition, 2014.</p> <p>[2] <i>Digital Design with RTL Design, VHDL, and Verilog</i>, 2nd Edition by Frank Vahid, John Wiley and Sons, 2011.</p> <p>[3] FPGA PROTOTYPING BY VERILOG EXAMPLES Xilinx SpartanTM-3Version, Pong P. Chu, John Wiley & Sons, Inc, 2008</p>											