Course Code		TKEE163123		
Course Name		Digital Systems Design		
Course Instructors		Addin Suwastono; Ri		
Course Type		Selected Elective		
Course Classification		Engineering Topics		
Credit / Contact Hour per Week		3 / 150 minutes per Week		
Course Description		The Digital Systems Design Course introduces the concepts and methods of designing simple sequential digital systems to complex sequential digital systems such as processor class. The Finite State Machine approach is applied in the design of simple sequential digital systems, while the algorithmic approach is applied in the design of complex digital sequential systems on the Register Transfer Level. Hardware description language (HDL) as a tool in the design of modern digital systems, will be introduced and used in this course.		to ss. of nic ial on
Prerequisites Courses		Digital Technique		
Covered Student Outcome		Development of Engineering Solution (b)		
		Engineering Design	n (c)	
Learning Outcome Topic	Finite Sta (a) repres diagrams, them. (b) design 2. Students algorithm (a) write c (b) map th 3. Students FPGA, us 1. Introductio 2. Approach I 3. Algorithmi 4. Introductio	te Machine (FSM) appr sents the behavior of ASM charts, and FSM and analyze simple see are able to design c ic approach at Register computational algorithm the computational algorithm are able to design and ing Verilog HDL to design on Finite State Machine (Finite State Machine (Finite State Machine))	a simple sequential system using sta M state transition tables, and optimizin quential digital systems. complex digital sequential system with Transfer Level (RTL) level. ms using RTL notation. thm to the datapath-controller structure d implement multiple digital circuits of cribe the design.	tte ng th
Direct Asessment				
	Direct Asess	ment Plan	Measured Learning Outcome	
	Assignments		LO1,LO2	
	Mid Exam		L01,L02	
	Final Exam		LO2,LO3	
Indirect Assessment	Questionnaire (EDOM)			
References	[1] Fundamentals of Digital Logic, with Verilog Design, Stephen Brown, Zvoko			
	Vranesic,Mc Graw Hill 3 rd Edition, 2014.			
	[2] Digital Design with RTL Design, VHDL, and Verilog, 2nd Edition by			
	Frank Vahid, John Wiley and Sons, 2011.			
		,		
			RILOG EXAMPLES Xilinx SpartanTN	M-